LTC4215/LTC4215-2
11
4215fe
The LTC4215 is designed to turn a boards supply voltage
on and off in a controlled manner, allowing the board to be
safely inserted or removed from a live backplane. During
normal operation, the charge pump and gate driver turn
on an external N-channel MOSFETs gate to pass power
to the load. The gate driver uses a charge pump that
derives its power from the V
DD
pin. Also included in the
gate driver is an internal 6.5V GATE-to-SOURCE clamp.
During start-up the inrush current is tightly controlled by
using current limit foldback, soft start dI/dt limiting and
output dV/dt limiting.
The current sense (CS) ampli er monitors the load current
using the difference between the SENSE
+
(V
DD
for SSOP)
and SENSE
pin voltages. The CS ampli er limits the cur-
rent in the load by pulling back on the GATE-to-SOURCE
voltage in an active control loop when the sense voltage
exceeds the commanded value. The CS ampli er requires
20糀 input bias current from both the SENSE
+
and the
SENSE
pins.
A short circuit on the output to ground results in excessive
power dissipation during active current limiting. To limit
this power, the CS ampli er regulates the voltage between
the SENSE
+
and SENSE
pins at 75mV .
If an overcurrent condition persists, the internal circuit
breaker (CB) registers a fault when the sense voltage ex-
ceeds 25mV for more than 20約 in the case of the LTC4215
or 420約 in the case of the LTC4215-2. This indicates to
the logic that it is time to turn off the GATE to prevent
overheating. At this point the start-up TIMER pin voltage
ramps down using the 2糀 current source until the volt-
age drops below 0.2V (comparator TM1) which tells the
logic that the pass transistor has cooled and it is safe to
turn it on again if overcurrent auto-retry is enabled. If the
TIMER pin is tied to INTV
CC
, the cool-down time defaults
to 5 seconds on an internal system timer in the logic.
The output voltage is monitored using the FB pin and the
Power Good (PG) comparator to determine if the power
is available for the load. The power good condition can be
signaled by the GPIO pin using an open-drain pulldown
transistor. The GPIO pin may also be con gured to signal
power bad, or as a general purpose input (GP comparator),
or a general purpose open drain output.
The Functional Diagram shows the monitoring blocks of
the LTC4215. The group of comparators on the left side
includes the undervoltage (UV), overvoltage (OV), reset
(RST), enable (EN) and signal on (ON) comparators. These
comparators determine if the external conditions are valid
prior to turning on the GATE. But rst the two undervoltage
lockout circuits, UVLO1 and UVLO2, validate the input
supply and the internally generated 3.1V supply, INTV
CC
.
UVLO2 also generates the power-up initialization to the
logic circuits as INTV
CC
crosses this rising threshold. If the
xed internal overvoltage comparator, OV2, detects that
V
DD
is greater than 15.6V , the part immediately generates
an overvoltage fault and turns the GATE off.
Included in the LTC4215 is an 8-bit A/D converter. The con-
verter has a 3-input multiplexer to select between the ADIN
pin, the SOURCE pin and the V
DD
SENSE voltage.
An I
2
C interface is provided to read the A/D registers. It
also allows the host to poll the device and determine if
faults have occurred. If the ALERT line is con gured as an
interrupt, the host is enabled to respond to faults in real
time. The typical SDA line is divided into an SDAI (input)
and SDAO (output). This simpli es applications using an
optoisolator driven directly from the SDAO output. An ap-
plication which uses optoisolation is shown in Figure 14.
The I
2
C device address is decoded using the ADR0, ADR1
and ADR2 pins. These inputs have three states each that
decode into a total of 27 device addresses. ADR1 and
ADR2 are not available in the SSOP package; therefore,
those pins are NC in the address map.
OPERATION
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
LTC4216IDE#TRPBF
IC CNTRLR HOT SWAP 12-DFN
LTC4221IGN#TRPBF
IC CTRLR HOTSWAP DUAL 16SSOP
LTC4222CG#PBF
IC CTRLR DUAL HOT SWAP 36-SSOP
LTC4223CDHD-2#PBF
IC CNTRLR HOT SWAP DUAL 16-DFN
LTC4224IDDB-2#TRPBF
IC CNTRLR HOT SWAP DUAL 10-DFN
LTC4225IGN-1#PBF
IC CONTROLLER HOT SWAP 24-SSOP
LTC4230CGN#TRPBF
IC CONTRLLR HOT SWAP TRPL 20SSOP
LTC4232CDHC#TRPBF
IC CTLR HOT SWAP 5A 16-DFN
相关代理商/技术参数
LTC4215IUFD#TR
制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 15V 24-Pin QFN EP T/R
LTC4215IUFD#TRPBF
功能描述:IC CNTRLR HOT SWAP 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4215IUFD-1
制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring
LTC4215IUFD-1#PBF
功能描述:IC CTLR HOT SWAP 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4215IUFD-1#TRPBF
功能描述:IC CNTRLR HOT SWAP 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4215IUFD-1-PBF
制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring
LTC4215IUFD-1-TR
制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring
LTC4215IUFD-1-TRPBF
制造商:LINER 制造商全称:Linear Technology 功能描述:Hot Swap Controller with I2C Compatible Monitoring